GetMyVIE

Integrated Circuit Design Engineer (RTL) (H/F)

ELSYS DESIGN· Bruxelles, Belgique· repérée il y a 47 jours
IT & Data
Lieu
Bruxelles, Belgique
Durée
12 mois
Indemnité
2979 € / mois
Début
décembre 2026
CandidaterRecevoir les prochaines par mail

La mission

We are looking for a microelectronics engineer, with a first successful experience in verification at the IP or system (top level) SoC level. Here are all your responsibilities: - Proof-of-Concept development to analyze the capacity, performance, and power consumption of SoCs from different vendors with various operating systems (FreeRTOS, Zephyr) - BSP development - Development of real-time communication features (CANFD, TSN) - Robustness testing - Customer support - Ability to write and critique accurate and easy-to-reuse verification plans.